1422 lines
67 KiB
Tcl
1422 lines
67 KiB
Tcl
|
|
################################################################
|
|
# This is a generated script based on design: design_1
|
|
#
|
|
# Though there are limitations about the generated script,
|
|
# the main purpose of this utility is to make learning
|
|
# IP Integrator Tcl commands easier.
|
|
################################################################
|
|
|
|
namespace eval _tcl {
|
|
proc get_script_folder {} {
|
|
set script_path [file normalize [info script]]
|
|
set script_folder [file dirname $script_path]
|
|
return $script_folder
|
|
}
|
|
}
|
|
variable script_folder
|
|
set script_folder [_tcl::get_script_folder]
|
|
|
|
################################################################
|
|
# Check if script is running in correct Vivado version.
|
|
################################################################
|
|
set scripts_vivado_version 2018.1
|
|
set current_vivado_version [version -short]
|
|
|
|
if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
|
|
puts ""
|
|
catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
|
|
|
|
return 1
|
|
}
|
|
|
|
################################################################
|
|
# START
|
|
################################################################
|
|
|
|
# To test this script, run the following commands from Vivado Tcl console:
|
|
# source design_1_script.tcl
|
|
|
|
# If there is no project opened, this script will create a
|
|
# project, but make sure you do not have an existing project
|
|
# <./myproj/project_1.xpr> in the current working folder.
|
|
|
|
set list_projs [get_projects -quiet]
|
|
if { $list_projs eq "" } {
|
|
create_project project_1 myproj -part xc7z100ffg900-2
|
|
}
|
|
|
|
|
|
# CHANGE DESIGN NAME HERE
|
|
variable design_name
|
|
set design_name design_1
|
|
|
|
# If you do not already have an existing IP Integrator design open,
|
|
# you can create a design using the following command:
|
|
# create_bd_design $design_name
|
|
|
|
# Creating design if needed
|
|
set errMsg ""
|
|
set nRet 0
|
|
|
|
set cur_design [current_bd_design -quiet]
|
|
set list_cells [get_bd_cells -quiet]
|
|
|
|
if { ${design_name} eq "" } {
|
|
# USE CASES:
|
|
# 1) Design_name not set
|
|
|
|
set errMsg "Please set the variable <design_name> to a non-empty value."
|
|
set nRet 1
|
|
|
|
} elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
|
|
# USE CASES:
|
|
# 2): Current design opened AND is empty AND names same.
|
|
# 3): Current design opened AND is empty AND names diff; design_name NOT in project.
|
|
# 4): Current design opened AND is empty AND names diff; design_name exists in project.
|
|
|
|
if { $cur_design ne $design_name } {
|
|
common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
|
|
set design_name [get_property NAME $cur_design]
|
|
}
|
|
common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
|
|
|
|
} elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
|
|
# USE CASES:
|
|
# 5) Current design opened AND has components AND same names.
|
|
|
|
set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
|
|
set nRet 1
|
|
} elseif { [get_files -quiet ${design_name}.bd] ne "" } {
|
|
# USE CASES:
|
|
# 6) Current opened design, has components, but diff names, design_name exists in project.
|
|
# 7) No opened design, design_name exists in project.
|
|
|
|
set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
|
|
set nRet 2
|
|
|
|
} else {
|
|
# USE CASES:
|
|
# 8) No opened design, design_name not in project.
|
|
# 9) Current opened design, has components, but diff names, design_name not in project.
|
|
|
|
common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
|
|
|
|
create_bd_design $design_name
|
|
|
|
common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
|
|
current_bd_design $design_name
|
|
|
|
}
|
|
|
|
common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
|
|
|
|
if { $nRet != 0 } {
|
|
catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
|
|
return $nRet
|
|
}
|
|
|
|
set bCheckIPsPassed 1
|
|
##################################################################
|
|
# CHECK IPs
|
|
##################################################################
|
|
set bCheckIPs 1
|
|
if { $bCheckIPs == 1 } {
|
|
set list_check_ips "\
|
|
xilinx.com:ip:axi_dma:7.1\
|
|
xilinx.com:ip:axis_data_fifo:1.1\
|
|
xilinx.com:ip:smartconnect:1.0\
|
|
xilinx.com:ip:axi_bram_ctrl:4.0\
|
|
xilinx.com:ip:axi_gpio:2.0\
|
|
xilinx.com:ip:axi_uartlite:2.0\
|
|
xilinx.com:ip:clk_wiz:6.0\
|
|
xilinx.com:ip:xlconstant:1.1\
|
|
xilinx.com:ip:proc_sys_reset:5.0\
|
|
xilinx.com:ip:processing_system7:5.5\
|
|
xilinx.com:ip:util_vector_logic:2.0\
|
|
xilinx.com:ip:xlconcat:2.1\
|
|
"
|
|
|
|
set list_ips_missing ""
|
|
common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
|
|
|
|
foreach ip_vlnv $list_check_ips {
|
|
set ip_obj [get_ipdefs -all $ip_vlnv]
|
|
if { $ip_obj eq "" } {
|
|
lappend list_ips_missing $ip_vlnv
|
|
}
|
|
}
|
|
|
|
if { $list_ips_missing ne "" } {
|
|
catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
|
|
set bCheckIPsPassed 0
|
|
}
|
|
|
|
}
|
|
|
|
if { $bCheckIPsPassed != 1 } {
|
|
common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
|
|
return 3
|
|
}
|
|
|
|
##################################################################
|
|
# DESIGN PROCs
|
|
##################################################################
|
|
|
|
|
|
|
|
# Procedure to create entire design; Provide argument to make
|
|
# procedure reusable. If parentCell is "", will use root.
|
|
proc create_root_design { parentCell } {
|
|
|
|
variable script_folder
|
|
variable design_name
|
|
|
|
if { $parentCell eq "" } {
|
|
set parentCell [get_bd_cells /]
|
|
}
|
|
|
|
# Get object for parentCell
|
|
set parentObj [get_bd_cells $parentCell]
|
|
if { $parentObj == "" } {
|
|
catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
|
|
return
|
|
}
|
|
|
|
# Make sure parentObj is hier blk
|
|
set parentType [get_property TYPE $parentObj]
|
|
if { $parentType ne "hier" } {
|
|
catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
|
|
return
|
|
}
|
|
|
|
# Save current instance; Restore later
|
|
set oldCurInst [current_bd_instance .]
|
|
|
|
# Set parent object as current
|
|
current_bd_instance $parentObj
|
|
|
|
|
|
# Create interface ports
|
|
set AXIS_BICM_in [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 AXIS_BICM_in ]
|
|
set AXIS_BICM_out [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 AXIS_BICM_out ]
|
|
set_property -dict [ list \
|
|
CONFIG.FREQ_HZ {200000000} \
|
|
CONFIG.HAS_TKEEP {1} \
|
|
CONFIG.HAS_TLAST {1} \
|
|
CONFIG.HAS_TREADY {1} \
|
|
CONFIG.HAS_TSTRB {0} \
|
|
CONFIG.LAYERED_METADATA {undef} \
|
|
CONFIG.TDATA_NUM_BYTES {4} \
|
|
CONFIG.TDEST_WIDTH {0} \
|
|
CONFIG.TID_WIDTH {0} \
|
|
CONFIG.TUSER_WIDTH {0} \
|
|
] $AXIS_BICM_out
|
|
set AXIS_IFFT_in [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 AXIS_IFFT_in ]
|
|
set AXIS_LDM_TI_in [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 AXIS_LDM_TI_in ]
|
|
set AXIS_LDM_TI_out [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 AXIS_LDM_TI_out ]
|
|
set_property -dict [ list \
|
|
CONFIG.HAS_TKEEP {1} \
|
|
CONFIG.HAS_TLAST {1} \
|
|
CONFIG.HAS_TREADY {1} \
|
|
CONFIG.HAS_TSTRB {0} \
|
|
CONFIG.LAYERED_METADATA {undef} \
|
|
CONFIG.TDATA_NUM_BYTES {4} \
|
|
CONFIG.TDEST_WIDTH {0} \
|
|
CONFIG.TID_WIDTH {0} \
|
|
CONFIG.TUSER_WIDTH {0} \
|
|
] $AXIS_LDM_TI_out
|
|
set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
|
|
set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
|
|
set GPS_UART [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 GPS_UART ]
|
|
set MDIO_ETHERNET_1_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 MDIO_ETHERNET_1_0 ]
|
|
set PPS_i [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 PPS_i ]
|
|
set S_AXIS_S2MM_0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_S2MM_0 ]
|
|
set_property -dict [ list \
|
|
CONFIG.FREQ_HZ {250000000} \
|
|
CONFIG.HAS_TKEEP {1} \
|
|
CONFIG.HAS_TLAST {1} \
|
|
CONFIG.HAS_TREADY {1} \
|
|
CONFIG.HAS_TSTRB {0} \
|
|
CONFIG.LAYERED_METADATA {undef} \
|
|
CONFIG.TDATA_NUM_BYTES {4} \
|
|
CONFIG.TDEST_WIDTH {0} \
|
|
CONFIG.TID_WIDTH {0} \
|
|
CONFIG.TUSER_WIDTH {0} \
|
|
] $S_AXIS_S2MM_0
|
|
set S_AXI_HP0_FIFO_CTRL_0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:display_processing_system7:hpstatusctrl_rtl:1.0 S_AXI_HP0_FIFO_CTRL_0 ]
|
|
set Tun_nouse [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 Tun_nouse ]
|
|
set axis_tun_in [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 axis_tun_in ]
|
|
set_property -dict [ list \
|
|
CONFIG.HAS_TKEEP {1} \
|
|
CONFIG.HAS_TLAST {1} \
|
|
CONFIG.HAS_TREADY {1} \
|
|
CONFIG.HAS_TSTRB {0} \
|
|
CONFIG.LAYERED_METADATA {undef} \
|
|
CONFIG.TDATA_NUM_BYTES {4} \
|
|
CONFIG.TDEST_WIDTH {0} \
|
|
CONFIG.TID_WIDTH {0} \
|
|
CONFIG.TUSER_WIDTH {0} \
|
|
] $axis_tun_in
|
|
set mod_ctrl [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:bram_rtl:1.0 mod_ctrl ]
|
|
set_property -dict [ list \
|
|
CONFIG.MASTER_TYPE {BRAM_CTRL} \
|
|
CONFIG.READ_WRITE_MODE {READ_WRITE} \
|
|
] $mod_ctrl
|
|
|
|
# Create ports
|
|
set BICM_aclk [ create_bd_port -dir I -type clk BICM_aclk ]
|
|
set_property -dict [ list \
|
|
CONFIG.ASSOCIATED_BUSIF {AXIS_BICM_out} \
|
|
CONFIG.FREQ_HZ {200000000} \
|
|
] $BICM_aclk
|
|
set BICM_rstn [ create_bd_port -dir I -type rst BICM_rstn ]
|
|
set ENET1_EXT_INTIN_0 [ create_bd_port -dir I -type intr ENET1_EXT_INTIN_0 ]
|
|
set ENET1_GMII_COL_0 [ create_bd_port -dir I ENET1_GMII_COL_0 ]
|
|
set ENET1_GMII_CRS_0 [ create_bd_port -dir I ENET1_GMII_CRS_0 ]
|
|
set ENET1_GMII_RXD_0 [ create_bd_port -dir I -from 7 -to 0 ENET1_GMII_RXD_0 ]
|
|
set ENET1_GMII_RX_CLK_0 [ create_bd_port -dir I -type clk ENET1_GMII_RX_CLK_0 ]
|
|
set ENET1_GMII_RX_DV_0 [ create_bd_port -dir I ENET1_GMII_RX_DV_0 ]
|
|
set ENET1_GMII_RX_ER_0 [ create_bd_port -dir I ENET1_GMII_RX_ER_0 ]
|
|
set ENET1_GMII_TXD_0 [ create_bd_port -dir O -from 7 -to 0 ENET1_GMII_TXD_0 ]
|
|
set ENET1_GMII_TX_CLK_0 [ create_bd_port -dir I -type clk ENET1_GMII_TX_CLK_0 ]
|
|
set ENET1_GMII_TX_EN_0 [ create_bd_port -dir O -from 0 -to 0 ENET1_GMII_TX_EN_0 ]
|
|
set ENET1_GMII_TX_ER_0 [ create_bd_port -dir O -from 0 -to 0 ENET1_GMII_TX_ER_0 ]
|
|
set ENET1_MDIO_I_0 [ create_bd_port -dir I ENET1_MDIO_I_0 ]
|
|
set ENET1_MDIO_MDC_0 [ create_bd_port -dir O -type clk ENET1_MDIO_MDC_0 ]
|
|
set ENET1_MDIO_O_0 [ create_bd_port -dir O ENET1_MDIO_O_0 ]
|
|
set ENET1_MDIO_T_0 [ create_bd_port -dir O ENET1_MDIO_T_0 ]
|
|
set FCLK_CLK0_0 [ create_bd_port -dir O -type clk FCLK_CLK0_0 ]
|
|
set_property -dict [ list \
|
|
CONFIG.ASSOCIATED_BUSIF {AXIS_BICM_in:axis_tun_in:Tun_nouse} \
|
|
] $FCLK_CLK0_0
|
|
set FCLK_RESET0_N [ create_bd_port -dir O -type rst FCLK_RESET0_N ]
|
|
set IFFT_aclk [ create_bd_port -dir I -type clk IFFT_aclk ]
|
|
set_property -dict [ list \
|
|
CONFIG.ASSOCIATED_BUSIF {AXIS_IFFT_in} \
|
|
] $IFFT_aclk
|
|
set IFFT_rstn [ create_bd_port -dir I -type rst IFFT_rstn ]
|
|
set LDM_TI_aclk [ create_bd_port -dir I -type clk LDM_TI_aclk ]
|
|
set_property -dict [ list \
|
|
CONFIG.ASSOCIATED_RESET {LDM_TI_rstn} \
|
|
] $LDM_TI_aclk
|
|
set LDM_TI_rstn [ create_bd_port -dir I -type rst LDM_TI_rstn ]
|
|
set ext_reset_in [ create_bd_port -dir I -type rst ext_reset_in ]
|
|
set_property -dict [ list \
|
|
CONFIG.POLARITY {ACTIVE_HIGH} \
|
|
] $ext_reset_in
|
|
set gtxclk_out [ create_bd_port -dir O -type clk gtxclk_out ]
|
|
set_property -dict [ list \
|
|
CONFIG.FREQ_HZ {125000000} \
|
|
] $gtxclk_out
|
|
set mb_debug_sys_rst [ create_bd_port -dir I -type rst mb_debug_sys_rst ]
|
|
set_property -dict [ list \
|
|
CONFIG.POLARITY {ACTIVE_HIGH} \
|
|
] $mb_debug_sys_rst
|
|
set tun_fifo_datacnt [ create_bd_port -dir O -from 31 -to 0 tun_fifo_datacnt ]
|
|
|
|
# Create instance: BICM_dma, and set properties
|
|
set BICM_dma [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 BICM_dma ]
|
|
set_property -dict [ list \
|
|
CONFIG.c_include_mm2s_dre {0} \
|
|
CONFIG.c_include_s2mm_dre {0} \
|
|
CONFIG.c_include_sg {0} \
|
|
CONFIG.c_m_axi_mm2s_data_width {32} \
|
|
CONFIG.c_m_axi_s2mm_data_width {32} \
|
|
CONFIG.c_m_axis_mm2s_tdata_width {32} \
|
|
CONFIG.c_mm2s_burst_size {256} \
|
|
CONFIG.c_s2mm_burst_size {256} \
|
|
CONFIG.c_sg_include_stscntrl_strm {0} \
|
|
CONFIG.c_sg_length_width {20} \
|
|
] $BICM_dma
|
|
|
|
# Create instance: BICM_outfifo, and set properties
|
|
set BICM_outfifo [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 BICM_outfifo ]
|
|
set_property -dict [ list \
|
|
CONFIG.FIFO_DEPTH {4096} \
|
|
CONFIG.FIFO_MODE {1} \
|
|
CONFIG.IS_ACLK_ASYNC {1} \
|
|
] $BICM_outfifo
|
|
|
|
# Create instance: CPU_mst_connect, and set properties
|
|
set CPU_mst_connect [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 CPU_mst_connect ]
|
|
set_property -dict [ list \
|
|
CONFIG.NUM_CLKS {1} \
|
|
CONFIG.NUM_MI {7} \
|
|
CONFIG.NUM_SI {1} \
|
|
] $CPU_mst_connect
|
|
|
|
# Create instance: CPU_slv_connect, and set properties
|
|
set CPU_slv_connect [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 CPU_slv_connect ]
|
|
set_property -dict [ list \
|
|
CONFIG.NUM_CLKS {1} \
|
|
CONFIG.NUM_MI {1} \
|
|
CONFIG.NUM_SI {8} \
|
|
] $CPU_slv_connect
|
|
|
|
# Create instance: IFFT_dma, and set properties
|
|
set IFFT_dma [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 IFFT_dma ]
|
|
set_property -dict [ list \
|
|
CONFIG.c_include_mm2s {1} \
|
|
CONFIG.c_include_mm2s_dre {0} \
|
|
CONFIG.c_include_s2mm {1} \
|
|
CONFIG.c_include_s2mm_dre {0} \
|
|
CONFIG.c_include_sg {0} \
|
|
CONFIG.c_m_axi_mm2s_data_width {32} \
|
|
CONFIG.c_m_axi_s2mm_data_width {32} \
|
|
CONFIG.c_m_axis_mm2s_tdata_width {32} \
|
|
CONFIG.c_mm2s_burst_size {16} \
|
|
CONFIG.c_s2mm_burst_size {16} \
|
|
CONFIG.c_sg_include_stscntrl_strm {0} \
|
|
CONFIG.c_sg_length_width {22} \
|
|
] $IFFT_dma
|
|
|
|
# Create instance: LDM_TI_dma, and set properties
|
|
set LDM_TI_dma [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 LDM_TI_dma ]
|
|
set_property -dict [ list \
|
|
CONFIG.c_include_mm2s {1} \
|
|
CONFIG.c_include_mm2s_dre {0} \
|
|
CONFIG.c_include_s2mm {1} \
|
|
CONFIG.c_include_s2mm_dre {0} \
|
|
CONFIG.c_include_sg {0} \
|
|
CONFIG.c_m_axi_mm2s_data_width {32} \
|
|
CONFIG.c_m_axi_s2mm_data_width {32} \
|
|
CONFIG.c_m_axis_mm2s_tdata_width {32} \
|
|
CONFIG.c_mm2s_burst_size {16} \
|
|
CONFIG.c_s2mm_burst_size {16} \
|
|
CONFIG.c_sg_include_stscntrl_strm {0} \
|
|
CONFIG.c_sg_length_width {22} \
|
|
] $LDM_TI_dma
|
|
|
|
# Create instance: LDM_TI_infifo, and set properties
|
|
set LDM_TI_infifo [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 LDM_TI_infifo ]
|
|
set_property -dict [ list \
|
|
CONFIG.FIFO_DEPTH {4096} \
|
|
CONFIG.FIFO_MODE {1} \
|
|
CONFIG.IS_ACLK_ASYNC {1} \
|
|
] $LDM_TI_infifo
|
|
|
|
# Create instance: LDM_TI_outfifo, and set properties
|
|
set LDM_TI_outfifo [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 LDM_TI_outfifo ]
|
|
set_property -dict [ list \
|
|
CONFIG.FIFO_DEPTH {4096} \
|
|
CONFIG.FIFO_MODE {1} \
|
|
CONFIG.IS_ACLK_ASYNC {1} \
|
|
] $LDM_TI_outfifo
|
|
|
|
# Create instance: Mod_ctrl, and set properties
|
|
set Mod_ctrl [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 Mod_ctrl ]
|
|
set_property -dict [ list \
|
|
CONFIG.SINGLE_PORT_BRAM {1} \
|
|
] $Mod_ctrl
|
|
|
|
# Create instance: Tun_dma, and set properties
|
|
set Tun_dma [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 Tun_dma ]
|
|
set_property -dict [ list \
|
|
CONFIG.c_include_mm2s_dre {0} \
|
|
CONFIG.c_include_s2mm_dre {0} \
|
|
CONFIG.c_include_sg {0} \
|
|
CONFIG.c_m_axi_mm2s_data_width {32} \
|
|
CONFIG.c_m_axi_s2mm_data_width {32} \
|
|
CONFIG.c_m_axis_mm2s_tdata_width {32} \
|
|
CONFIG.c_mm2s_burst_size {256} \
|
|
CONFIG.c_s2mm_burst_size {256} \
|
|
CONFIG.c_sg_include_stscntrl_strm {0} \
|
|
CONFIG.c_sg_length_width {20} \
|
|
] $Tun_dma
|
|
|
|
# Create instance: Tun_infifo, and set properties
|
|
set Tun_infifo [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 Tun_infifo ]
|
|
set_property -dict [ list \
|
|
CONFIG.FIFO_DEPTH {4096} \
|
|
CONFIG.FIFO_MODE {1} \
|
|
CONFIG.HAS_TKEEP {1} \
|
|
CONFIG.IS_ACLK_ASYNC {0} \
|
|
] $Tun_infifo
|
|
|
|
# Create instance: axi_gpio_0, and set properties
|
|
set axi_gpio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 ]
|
|
set_property -dict [ list \
|
|
CONFIG.C_ALL_INPUTS {1} \
|
|
CONFIG.C_GPIO_WIDTH {1} \
|
|
CONFIG.C_INTERRUPT_PRESENT {1} \
|
|
] $axi_gpio_0
|
|
|
|
# Create instance: axi_uartlite_gps, and set properties
|
|
set axi_uartlite_gps [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_gps ]
|
|
set_property -dict [ list \
|
|
CONFIG.C_BAUDRATE {9600} \
|
|
] $axi_uartlite_gps
|
|
|
|
# Create instance: clk_wiz_0, and set properties
|
|
set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ]
|
|
set_property -dict [ list \
|
|
CONFIG.CLKOUT1_JITTER {102.531} \
|
|
CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125.000} \
|
|
CONFIG.MMCM_CLKOUT0_DIVIDE_F {8.000} \
|
|
CONFIG.MMCM_DIVCLK_DIVIDE {1} \
|
|
] $clk_wiz_0
|
|
|
|
# Create instance: const_1b3, and set properties
|
|
set const_1b3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 const_1b3 ]
|
|
set_property -dict [ list \
|
|
CONFIG.CONST_VAL {1} \
|
|
] $const_1b3
|
|
|
|
# Create instance: ifft_infifo, and set properties
|
|
set ifft_infifo [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 ifft_infifo ]
|
|
set_property -dict [ list \
|
|
CONFIG.FIFO_DEPTH {1024} \
|
|
CONFIG.FIFO_MODE {1} \
|
|
CONFIG.IS_ACLK_ASYNC {1} \
|
|
] $ifft_infifo
|
|
|
|
# Create instance: proc_sys_reset_0, and set properties
|
|
set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]
|
|
|
|
# Create instance: proc_sys_reset_ifft, and set properties
|
|
set proc_sys_reset_ifft [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_ifft ]
|
|
|
|
# Create instance: processing_system7_0, and set properties
|
|
set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
|
|
set_property -dict [ list \
|
|
CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {800.000000} \
|
|
CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
|
|
CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
|
|
CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
|
|
CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} \
|
|
CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
|
|
CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {125.000000} \
|
|
CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {250.000000} \
|
|
CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \
|
|
CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
|
|
CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
|
|
CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
|
|
CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
|
|
CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
|
|
CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {100.000000} \
|
|
CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
|
|
CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
|
|
CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
|
|
CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333344} \
|
|
CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333344} \
|
|
CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333344} \
|
|
CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333344} \
|
|
CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333344} \
|
|
CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333344} \
|
|
CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
|
|
CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
|
|
CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
|
|
CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
|
|
CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {133.333344} \
|
|
CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
|
|
CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {800} \
|
|
CONFIG.PCW_ARMPLL_CTRL_FBDIV {48} \
|
|
CONFIG.PCW_CAN0_BASEADDR {0xE0008000} \
|
|
CONFIG.PCW_CAN0_GRP_CLK_ENABLE {0} \
|
|
CONFIG.PCW_CAN0_HIGHADDR {0xE0008FFF} \
|
|
CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
|
|
CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \
|
|
CONFIG.PCW_CAN0_PERIPHERAL_FREQMHZ {-1} \
|
|
CONFIG.PCW_CAN1_BASEADDR {0xE0009000} \
|
|
CONFIG.PCW_CAN1_GRP_CLK_ENABLE {0} \
|
|
CONFIG.PCW_CAN1_HIGHADDR {0xE0009FFF} \
|
|
CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
|
|
CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} \
|
|
CONFIG.PCW_CAN1_PERIPHERAL_FREQMHZ {-1} \
|
|
CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
|
|
CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
|
|
CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
|
|
CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} \
|
|
CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
|
|
CONFIG.PCW_CLK0_FREQ {250000000} \
|
|
CONFIG.PCW_CLK1_FREQ {10000000} \
|
|
CONFIG.PCW_CLK2_FREQ {10000000} \
|
|
CONFIG.PCW_CLK3_FREQ {10000000} \
|
|
CONFIG.PCW_CORE0_FIQ_INTR {0} \
|
|
CONFIG.PCW_CORE0_IRQ_INTR {0} \
|
|
CONFIG.PCW_CORE1_FIQ_INTR {0} \
|
|
CONFIG.PCW_CORE1_IRQ_INTR {0} \
|
|
CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {800} \
|
|
CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1600.000} \
|
|
CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
|
|
CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
|
|
CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333} \
|
|
CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
|
|
CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {15} \
|
|
CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {7} \
|
|
CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
|
|
CONFIG.PCW_DDRPLL_CTRL_FBDIV {32} \
|
|
CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1066.667} \
|
|
CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \
|
|
CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \
|
|
CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \
|
|
CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
|
|
CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
|
|
CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} \
|
|
CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} \
|
|
CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} \
|
|
CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} \
|
|
CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
|
|
CONFIG.PCW_DDR_RAM_HIGHADDR {0x3FFFFFFF} \
|
|
CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \
|
|
CONFIG.PCW_DM_WIDTH {4} \
|
|
CONFIG.PCW_DQS_WIDTH {4} \
|
|
CONFIG.PCW_DQ_WIDTH {32} \
|
|
CONFIG.PCW_DUAL_PARALLEL_QSPI_DATA_MODE {x8} \
|
|
CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
|
|
CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
|
|
CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
|
|
CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
|
|
CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
|
|
CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
|
|
CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8} \
|
|
CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
|
|
CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
|
|
CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
|
|
CONFIG.PCW_ENET0_RESET_ENABLE {0} \
|
|
CONFIG.PCW_ENET0_RESET_IO {<Select>} \
|
|
CONFIG.PCW_ENET1_BASEADDR {0xE000C000} \
|
|
CONFIG.PCW_ENET1_ENET1_IO {EMIO} \
|
|
CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {1} \
|
|
CONFIG.PCW_ENET1_GRP_MDIO_IO {EMIO} \
|
|
CONFIG.PCW_ENET1_HIGHADDR {0xE000CFFF} \
|
|
CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {External} \
|
|
CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
|
|
CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
|
|
CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {1} \
|
|
CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \
|
|
CONFIG.PCW_ENET1_RESET_ENABLE {0} \
|
|
CONFIG.PCW_ENET_RESET_ENABLE {0} \
|
|
CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
|
|
CONFIG.PCW_ENET_RESET_SELECT {<Select>} \
|
|
CONFIG.PCW_EN_4K_TIMER {0} \
|
|
CONFIG.PCW_EN_CAN0 {0} \
|
|
CONFIG.PCW_EN_CAN1 {0} \
|
|
CONFIG.PCW_EN_CLK0_PORT {1} \
|
|
CONFIG.PCW_EN_CLK1_PORT {0} \
|
|
CONFIG.PCW_EN_CLK2_PORT {0} \
|
|
CONFIG.PCW_EN_CLK3_PORT {0} \
|
|
CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
|
|
CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
|
|
CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
|
|
CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
|
|
CONFIG.PCW_EN_DDR {1} \
|
|
CONFIG.PCW_EN_EMIO_CAN0 {0} \
|
|
CONFIG.PCW_EN_EMIO_CAN1 {0} \
|
|
CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
|
|
CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
|
|
CONFIG.PCW_EN_EMIO_ENET0 {0} \
|
|
CONFIG.PCW_EN_EMIO_ENET1 {1} \
|
|
CONFIG.PCW_EN_EMIO_GPIO {0} \
|
|
CONFIG.PCW_EN_EMIO_I2C0 {0} \
|
|
CONFIG.PCW_EN_EMIO_I2C1 {0} \
|
|
CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
|
|
CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
|
|
CONFIG.PCW_EN_EMIO_PJTAG {0} \
|
|
CONFIG.PCW_EN_EMIO_SDIO0 {0} \
|
|
CONFIG.PCW_EN_EMIO_SDIO1 {0} \
|
|
CONFIG.PCW_EN_EMIO_SPI0 {0} \
|
|
CONFIG.PCW_EN_EMIO_SPI1 {0} \
|
|
CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
|
|
CONFIG.PCW_EN_EMIO_TRACE {0} \
|
|
CONFIG.PCW_EN_EMIO_TTC0 {0} \
|
|
CONFIG.PCW_EN_EMIO_TTC1 {0} \
|
|
CONFIG.PCW_EN_EMIO_UART0 {0} \
|
|
CONFIG.PCW_EN_EMIO_UART1 {0} \
|
|
CONFIG.PCW_EN_EMIO_WDT {0} \
|
|
CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
|
|
CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
|
|
CONFIG.PCW_EN_ENET0 {1} \
|
|
CONFIG.PCW_EN_ENET1 {1} \
|
|
CONFIG.PCW_EN_GPIO {1} \
|
|
CONFIG.PCW_EN_I2C0 {0} \
|
|
CONFIG.PCW_EN_I2C1 {0} \
|
|
CONFIG.PCW_EN_MODEM_UART0 {0} \
|
|
CONFIG.PCW_EN_MODEM_UART1 {0} \
|
|
CONFIG.PCW_EN_PJTAG {0} \
|
|
CONFIG.PCW_EN_PTP_ENET0 {0} \
|
|
CONFIG.PCW_EN_PTP_ENET1 {0} \
|
|
CONFIG.PCW_EN_QSPI {1} \
|
|
CONFIG.PCW_EN_RST0_PORT {1} \
|
|
CONFIG.PCW_EN_RST1_PORT {0} \
|
|
CONFIG.PCW_EN_RST2_PORT {0} \
|
|
CONFIG.PCW_EN_RST3_PORT {0} \
|
|
CONFIG.PCW_EN_SDIO0 {1} \
|
|
CONFIG.PCW_EN_SDIO1 {1} \
|
|
CONFIG.PCW_EN_SMC {0} \
|
|
CONFIG.PCW_EN_SPI0 {0} \
|
|
CONFIG.PCW_EN_SPI1 {0} \
|
|
CONFIG.PCW_EN_TRACE {0} \
|
|
CONFIG.PCW_EN_TTC0 {0} \
|
|
CONFIG.PCW_EN_TTC1 {0} \
|
|
CONFIG.PCW_EN_UART0 {1} \
|
|
CONFIG.PCW_EN_UART1 {1} \
|
|
CONFIG.PCW_EN_USB0 {0} \
|
|
CONFIG.PCW_EN_USB1 {0} \
|
|
CONFIG.PCW_EN_WDT {0} \
|
|
CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
|
|
CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {2} \
|
|
CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {2} \
|
|
CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
|
|
CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {1} \
|
|
CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} \
|
|
CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
|
|
CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \
|
|
CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \
|
|
CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
|
|
CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \
|
|
CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
|
|
CONFIG.PCW_FCLK_CLK0_BUF {TRUE} \
|
|
CONFIG.PCW_FCLK_CLK1_BUF {FALSE} \
|
|
CONFIG.PCW_FCLK_CLK2_BUF {FALSE} \
|
|
CONFIG.PCW_FCLK_CLK3_BUF {FALSE} \
|
|
CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {250} \
|
|
CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {50} \
|
|
CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
|
|
CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \
|
|
CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
|
|
CONFIG.PCW_FPGA_FCLK1_ENABLE {0} \
|
|
CONFIG.PCW_FPGA_FCLK2_ENABLE {0} \
|
|
CONFIG.PCW_FPGA_FCLK3_ENABLE {0} \
|
|
CONFIG.PCW_FTM_CTI_IN0 {<Select>} \
|
|
CONFIG.PCW_FTM_CTI_IN1 {<Select>} \
|
|
CONFIG.PCW_FTM_CTI_IN2 {<Select>} \
|
|
CONFIG.PCW_FTM_CTI_IN3 {<Select>} \
|
|
CONFIG.PCW_FTM_CTI_OUT0 {<Select>} \
|
|
CONFIG.PCW_FTM_CTI_OUT1 {<Select>} \
|
|
CONFIG.PCW_FTM_CTI_OUT2 {<Select>} \
|
|
CONFIG.PCW_FTM_CTI_OUT3 {<Select>} \
|
|
CONFIG.PCW_GP0_EN_MODIFIABLE_TXN {1} \
|
|
CONFIG.PCW_GP0_NUM_READ_THREADS {4} \
|
|
CONFIG.PCW_GP0_NUM_WRITE_THREADS {4} \
|
|
CONFIG.PCW_GP1_EN_MODIFIABLE_TXN {1} \
|
|
CONFIG.PCW_GP1_NUM_READ_THREADS {4} \
|
|
CONFIG.PCW_GP1_NUM_WRITE_THREADS {4} \
|
|
CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
|
|
CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \
|
|
CONFIG.PCW_GPIO_EMIO_GPIO_IO {<Select>} \
|
|
CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {64} \
|
|
CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
|
|
CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
|
|
CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
|
|
CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
|
|
CONFIG.PCW_I2C0_BASEADDR {0xE0004000} \
|
|
CONFIG.PCW_I2C0_GRP_INT_ENABLE {0} \
|
|
CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} \
|
|
CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0} \
|
|
CONFIG.PCW_I2C0_RESET_ENABLE {0} \
|
|
CONFIG.PCW_I2C1_BASEADDR {0xE0005000} \
|
|
CONFIG.PCW_I2C1_GRP_INT_ENABLE {0} \
|
|
CONFIG.PCW_I2C1_HIGHADDR {0xE0005FFF} \
|
|
CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0} \
|
|
CONFIG.PCW_I2C1_RESET_ENABLE {0} \
|
|
CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} \
|
|
CONFIG.PCW_I2C_RESET_ENABLE {1} \
|
|
CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
|
|
CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
|
|
CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
|
|
CONFIG.PCW_INCLUDE_TRACE_BUFFER {0} \
|
|
CONFIG.PCW_IOPLL_CTRL_FBDIV {30} \
|
|
CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} \
|
|
CONFIG.PCW_IRQ_F2P_INTR {1} \
|
|
CONFIG.PCW_IRQ_F2P_MODE {DIRECT} \
|
|
CONFIG.PCW_MIO_0_DIRECTION {out} \
|
|
CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_0_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_0_SLEW {slow} \
|
|
CONFIG.PCW_MIO_10_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_10_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_10_SLEW {slow} \
|
|
CONFIG.PCW_MIO_11_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_11_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_11_SLEW {slow} \
|
|
CONFIG.PCW_MIO_12_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_12_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_12_SLEW {slow} \
|
|
CONFIG.PCW_MIO_13_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_13_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_13_SLEW {slow} \
|
|
CONFIG.PCW_MIO_14_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_14_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_14_SLEW {slow} \
|
|
CONFIG.PCW_MIO_15_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_15_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_15_SLEW {fast} \
|
|
CONFIG.PCW_MIO_16_DIRECTION {out} \
|
|
CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_16_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_16_SLEW {fast} \
|
|
CONFIG.PCW_MIO_17_DIRECTION {out} \
|
|
CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_17_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_17_SLEW {fast} \
|
|
CONFIG.PCW_MIO_18_DIRECTION {out} \
|
|
CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_18_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_18_SLEW {fast} \
|
|
CONFIG.PCW_MIO_19_DIRECTION {out} \
|
|
CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_19_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_19_SLEW {fast} \
|
|
CONFIG.PCW_MIO_1_DIRECTION {out} \
|
|
CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_1_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_1_SLEW {slow} \
|
|
CONFIG.PCW_MIO_20_DIRECTION {out} \
|
|
CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_20_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_20_SLEW {fast} \
|
|
CONFIG.PCW_MIO_21_DIRECTION {out} \
|
|
CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_21_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_21_SLEW {fast} \
|
|
CONFIG.PCW_MIO_22_DIRECTION {in} \
|
|
CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_22_PULLUP {disabled} \
|
|
CONFIG.PCW_MIO_22_SLEW {fast} \
|
|
CONFIG.PCW_MIO_23_DIRECTION {in} \
|
|
CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_23_PULLUP {disabled} \
|
|
CONFIG.PCW_MIO_23_SLEW {fast} \
|
|
CONFIG.PCW_MIO_24_DIRECTION {in} \
|
|
CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_24_PULLUP {disabled} \
|
|
CONFIG.PCW_MIO_24_SLEW {fast} \
|
|
CONFIG.PCW_MIO_25_DIRECTION {in} \
|
|
CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_25_PULLUP {disabled} \
|
|
CONFIG.PCW_MIO_25_SLEW {fast} \
|
|
CONFIG.PCW_MIO_26_DIRECTION {in} \
|
|
CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_26_PULLUP {disabled} \
|
|
CONFIG.PCW_MIO_26_SLEW {fast} \
|
|
CONFIG.PCW_MIO_27_DIRECTION {in} \
|
|
CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_27_PULLUP {disabled} \
|
|
CONFIG.PCW_MIO_27_SLEW {fast} \
|
|
CONFIG.PCW_MIO_28_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_28_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_28_SLEW {slow} \
|
|
CONFIG.PCW_MIO_29_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_29_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_29_SLEW {slow} \
|
|
CONFIG.PCW_MIO_2_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_2_PULLUP {disabled} \
|
|
CONFIG.PCW_MIO_2_SLEW {slow} \
|
|
CONFIG.PCW_MIO_30_DIRECTION {in} \
|
|
CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_30_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_30_SLEW {slow} \
|
|
CONFIG.PCW_MIO_31_DIRECTION {out} \
|
|
CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_31_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_31_SLEW {slow} \
|
|
CONFIG.PCW_MIO_32_DIRECTION {out} \
|
|
CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_32_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_32_SLEW {slow} \
|
|
CONFIG.PCW_MIO_33_DIRECTION {in} \
|
|
CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_33_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_33_SLEW {slow} \
|
|
CONFIG.PCW_MIO_34_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_34_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_34_SLEW {slow} \
|
|
CONFIG.PCW_MIO_35_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_35_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_35_SLEW {slow} \
|
|
CONFIG.PCW_MIO_36_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_36_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_36_SLEW {slow} \
|
|
CONFIG.PCW_MIO_37_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_37_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_37_SLEW {slow} \
|
|
CONFIG.PCW_MIO_38_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_38_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_38_SLEW {slow} \
|
|
CONFIG.PCW_MIO_39_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_39_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_39_SLEW {slow} \
|
|
CONFIG.PCW_MIO_3_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_3_PULLUP {disabled} \
|
|
CONFIG.PCW_MIO_3_SLEW {slow} \
|
|
CONFIG.PCW_MIO_40_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_40_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_40_SLEW {slow} \
|
|
CONFIG.PCW_MIO_41_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_41_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_41_SLEW {slow} \
|
|
CONFIG.PCW_MIO_42_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_42_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_42_SLEW {slow} \
|
|
CONFIG.PCW_MIO_43_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_43_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_43_SLEW {slow} \
|
|
CONFIG.PCW_MIO_44_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_44_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_44_SLEW {slow} \
|
|
CONFIG.PCW_MIO_45_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_45_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_45_SLEW {slow} \
|
|
CONFIG.PCW_MIO_46_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_46_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_46_SLEW {slow} \
|
|
CONFIG.PCW_MIO_47_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_47_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_47_SLEW {slow} \
|
|
CONFIG.PCW_MIO_48_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_48_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_48_SLEW {slow} \
|
|
CONFIG.PCW_MIO_49_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_49_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_49_SLEW {slow} \
|
|
CONFIG.PCW_MIO_4_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_4_PULLUP {disabled} \
|
|
CONFIG.PCW_MIO_4_SLEW {slow} \
|
|
CONFIG.PCW_MIO_50_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_50_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_50_SLEW {slow} \
|
|
CONFIG.PCW_MIO_51_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_51_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_51_SLEW {slow} \
|
|
CONFIG.PCW_MIO_52_DIRECTION {out} \
|
|
CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_52_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_52_SLEW {slow} \
|
|
CONFIG.PCW_MIO_53_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_53_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_53_SLEW {slow} \
|
|
CONFIG.PCW_MIO_5_DIRECTION {inout} \
|
|
CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_5_PULLUP {disabled} \
|
|
CONFIG.PCW_MIO_5_SLEW {slow} \
|
|
CONFIG.PCW_MIO_6_DIRECTION {out} \
|
|
CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_6_PULLUP {disabled} \
|
|
CONFIG.PCW_MIO_6_SLEW {slow} \
|
|
CONFIG.PCW_MIO_7_DIRECTION {out} \
|
|
CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_7_PULLUP {disabled} \
|
|
CONFIG.PCW_MIO_7_SLEW {slow} \
|
|
CONFIG.PCW_MIO_8_DIRECTION {out} \
|
|
CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_8_PULLUP {disabled} \
|
|
CONFIG.PCW_MIO_8_SLEW {slow} \
|
|
CONFIG.PCW_MIO_9_DIRECTION {out} \
|
|
CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_MIO_9_PULLUP {enabled} \
|
|
CONFIG.PCW_MIO_9_SLEW {slow} \
|
|
CONFIG.PCW_MIO_PRIMITIVE {54} \
|
|
CONFIG.PCW_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#GPIO#GPIO#UART 0#UART 0#UART 1#UART 1#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#Enet 0#Enet 0} \
|
|
CONFIG.PCW_MIO_TREE_SIGNALS {qspi1_ss_b#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#gpio[8]#qspi1_sclk#qspi1_io[0]#qspi1_io[1]#qspi1_io[2]#qspi1_io[3]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#gpio[28]#gpio[29]#rx#tx#tx#rx#gpio[34]#gpio[35]#gpio[36]#gpio[37]#gpio[38]#gpio[39]#clk#cmd#data[0]#data[1]#data[2]#data[3]#data[0]#cmd#clk#data[1]#data[2]#data[3]#mdc#mdio} \
|
|
CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
|
|
CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
|
|
CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
|
|
CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
|
|
CONFIG.PCW_M_AXI_GP1_ENABLE_STATIC_REMAP {0} \
|
|
CONFIG.PCW_M_AXI_GP1_ID_WIDTH {12} \
|
|
CONFIG.PCW_M_AXI_GP1_SUPPORT_NARROW_BURST {0} \
|
|
CONFIG.PCW_M_AXI_GP1_THREAD_ID_WIDTH {12} \
|
|
CONFIG.PCW_NAND_CYCLES_T_AR {1} \
|
|
CONFIG.PCW_NAND_CYCLES_T_CLR {1} \
|
|
CONFIG.PCW_NAND_CYCLES_T_RC {11} \
|
|
CONFIG.PCW_NAND_CYCLES_T_REA {1} \
|
|
CONFIG.PCW_NAND_CYCLES_T_RR {1} \
|
|
CONFIG.PCW_NAND_CYCLES_T_WC {11} \
|
|
CONFIG.PCW_NAND_CYCLES_T_WP {1} \
|
|
CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
|
|
CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \
|
|
CONFIG.PCW_NOR_CS0_T_CEOE {1} \
|
|
CONFIG.PCW_NOR_CS0_T_PC {1} \
|
|
CONFIG.PCW_NOR_CS0_T_RC {11} \
|
|
CONFIG.PCW_NOR_CS0_T_TR {1} \
|
|
CONFIG.PCW_NOR_CS0_T_WC {11} \
|
|
CONFIG.PCW_NOR_CS0_T_WP {1} \
|
|
CONFIG.PCW_NOR_CS0_WE_TIME {0} \
|
|
CONFIG.PCW_NOR_CS1_T_CEOE {1} \
|
|
CONFIG.PCW_NOR_CS1_T_PC {1} \
|
|
CONFIG.PCW_NOR_CS1_T_RC {11} \
|
|
CONFIG.PCW_NOR_CS1_T_TR {1} \
|
|
CONFIG.PCW_NOR_CS1_T_WC {11} \
|
|
CONFIG.PCW_NOR_CS1_T_WP {1} \
|
|
CONFIG.PCW_NOR_CS1_WE_TIME {0} \
|
|
CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \
|
|
CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \
|
|
CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \
|
|
CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \
|
|
CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \
|
|
CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \
|
|
CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \
|
|
CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
|
|
CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
|
|
CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
|
|
CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
|
|
CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
|
|
CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
|
|
CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
|
|
CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
|
|
CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
|
|
CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
|
|
CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
|
|
CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
|
|
CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
|
|
CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
|
|
CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
|
|
CONFIG.PCW_P2F_CAN0_INTR {0} \
|
|
CONFIG.PCW_P2F_CAN1_INTR {0} \
|
|
CONFIG.PCW_P2F_CTI_INTR {0} \
|
|
CONFIG.PCW_P2F_DMAC0_INTR {0} \
|
|
CONFIG.PCW_P2F_DMAC1_INTR {0} \
|
|
CONFIG.PCW_P2F_DMAC2_INTR {0} \
|
|
CONFIG.PCW_P2F_DMAC3_INTR {0} \
|
|
CONFIG.PCW_P2F_DMAC4_INTR {0} \
|
|
CONFIG.PCW_P2F_DMAC5_INTR {0} \
|
|
CONFIG.PCW_P2F_DMAC6_INTR {0} \
|
|
CONFIG.PCW_P2F_DMAC7_INTR {0} \
|
|
CONFIG.PCW_P2F_DMAC_ABORT_INTR {0} \
|
|
CONFIG.PCW_P2F_ENET0_INTR {0} \
|
|
CONFIG.PCW_P2F_ENET1_INTR {0} \
|
|
CONFIG.PCW_P2F_GPIO_INTR {0} \
|
|
CONFIG.PCW_P2F_I2C0_INTR {0} \
|
|
CONFIG.PCW_P2F_I2C1_INTR {0} \
|
|
CONFIG.PCW_P2F_QSPI_INTR {0} \
|
|
CONFIG.PCW_P2F_SDIO0_INTR {0} \
|
|
CONFIG.PCW_P2F_SDIO1_INTR {0} \
|
|
CONFIG.PCW_P2F_SMC_INTR {0} \
|
|
CONFIG.PCW_P2F_SPI0_INTR {0} \
|
|
CONFIG.PCW_P2F_SPI1_INTR {0} \
|
|
CONFIG.PCW_P2F_UART0_INTR {0} \
|
|
CONFIG.PCW_P2F_UART1_INTR {0} \
|
|
CONFIG.PCW_P2F_USB0_INTR {0} \
|
|
CONFIG.PCW_P2F_USB1_INTR {0} \
|
|
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.096} \
|
|
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.102} \
|
|
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.100} \
|
|
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.090} \
|
|
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.054} \
|
|
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.040} \
|
|
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.041} \
|
|
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.010} \
|
|
CONFIG.PCW_PACKAGE_NAME {ffg900} \
|
|
CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
|
|
CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} \
|
|
CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
|
|
CONFIG.PCW_PERIPHERAL_BOARD_PRESET {None} \
|
|
CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \
|
|
CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
|
|
CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
|
|
CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
|
|
CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {0} \
|
|
CONFIG.PCW_QSPI_GRP_IO1_ENABLE {1} \
|
|
CONFIG.PCW_QSPI_GRP_IO1_IO {MIO 0 9 .. 13} \
|
|
CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {0} \
|
|
CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {<Select>} \
|
|
CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
|
|
CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFDFFFFFF} \
|
|
CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
|
|
CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {5} \
|
|
CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
|
|
CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
|
|
CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
|
|
CONFIG.PCW_SD0_GRP_CD_ENABLE {0} \
|
|
CONFIG.PCW_SD0_GRP_CD_IO {<Select>} \
|
|
CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
|
|
CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
|
|
CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
|
|
CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
|
|
CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \
|
|
CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \
|
|
CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \
|
|
CONFIG.PCW_SD1_PERIPHERAL_ENABLE {1} \
|
|
CONFIG.PCW_SD1_SD1_IO {MIO 46 .. 51} \
|
|
CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
|
|
CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
|
|
CONFIG.PCW_SDIO1_BASEADDR {0xE0101000} \
|
|
CONFIG.PCW_SDIO1_HIGHADDR {0xE0101FFF} \
|
|
CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
|
|
CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {10} \
|
|
CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {100} \
|
|
CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
|
|
CONFIG.PCW_SINGLE_QSPI_DATA_MODE {<Select>} \
|
|
CONFIG.PCW_SMC_CYCLE_T0 {NA} \
|
|
CONFIG.PCW_SMC_CYCLE_T1 {NA} \
|
|
CONFIG.PCW_SMC_CYCLE_T2 {NA} \
|
|
CONFIG.PCW_SMC_CYCLE_T3 {NA} \
|
|
CONFIG.PCW_SMC_CYCLE_T4 {NA} \
|
|
CONFIG.PCW_SMC_CYCLE_T5 {NA} \
|
|
CONFIG.PCW_SMC_CYCLE_T6 {NA} \
|
|
CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
|
|
CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
|
|
CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \
|
|
CONFIG.PCW_SMC_PERIPHERAL_VALID {0} \
|
|
CONFIG.PCW_SPI0_BASEADDR {0xE0006000} \
|
|
CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} \
|
|
CONFIG.PCW_SPI0_GRP_SS0_IO {<Select>} \
|
|
CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} \
|
|
CONFIG.PCW_SPI0_GRP_SS1_IO {<Select>} \
|
|
CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} \
|
|
CONFIG.PCW_SPI0_GRP_SS2_IO {<Select>} \
|
|
CONFIG.PCW_SPI0_HIGHADDR {0xE0006FFF} \
|
|
CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
|
|
CONFIG.PCW_SPI0_SPI0_IO {<Select>} \
|
|
CONFIG.PCW_SPI1_BASEADDR {0xE0007000} \
|
|
CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} \
|
|
CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \
|
|
CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \
|
|
CONFIG.PCW_SPI1_HIGHADDR {0xE0007FFF} \
|
|
CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
|
|
CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
|
|
CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \
|
|
CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \
|
|
CONFIG.PCW_SPI_PERIPHERAL_VALID {0} \
|
|
CONFIG.PCW_S_AXI_ACP_ARUSER_VAL {31} \
|
|
CONFIG.PCW_S_AXI_ACP_AWUSER_VAL {31} \
|
|
CONFIG.PCW_S_AXI_ACP_ID_WIDTH {3} \
|
|
CONFIG.PCW_S_AXI_GP0_ID_WIDTH {6} \
|
|
CONFIG.PCW_S_AXI_GP1_ID_WIDTH {6} \
|
|
CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
|
|
CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} \
|
|
CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \
|
|
CONFIG.PCW_S_AXI_HP1_ID_WIDTH {6} \
|
|
CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \
|
|
CONFIG.PCW_S_AXI_HP2_ID_WIDTH {6} \
|
|
CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \
|
|
CONFIG.PCW_S_AXI_HP3_ID_WIDTH {6} \
|
|
CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
|
|
CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
|
|
CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \
|
|
CONFIG.PCW_TRACE_BUFFER_CLOCK_DELAY {12} \
|
|
CONFIG.PCW_TRACE_BUFFER_FIFO_SIZE {128} \
|
|
CONFIG.PCW_TRACE_GRP_16BIT_ENABLE {0} \
|
|
CONFIG.PCW_TRACE_GRP_2BIT_ENABLE {0} \
|
|
CONFIG.PCW_TRACE_GRP_32BIT_ENABLE {0} \
|
|
CONFIG.PCW_TRACE_GRP_4BIT_ENABLE {0} \
|
|
CONFIG.PCW_TRACE_GRP_8BIT_ENABLE {0} \
|
|
CONFIG.PCW_TRACE_INTERNAL_WIDTH {2} \
|
|
CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} \
|
|
CONFIG.PCW_TRACE_PIPELINE_WIDTH {8} \
|
|
CONFIG.PCW_TTC0_BASEADDR {0xE0104000} \
|
|
CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
|
|
CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
|
|
CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
|
|
CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
|
|
CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
|
|
CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
|
|
CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
|
|
CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
|
|
CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
|
|
CONFIG.PCW_TTC0_HIGHADDR {0xE0104fff} \
|
|
CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} \
|
|
CONFIG.PCW_TTC0_TTC0_IO {<Select>} \
|
|
CONFIG.PCW_TTC1_BASEADDR {0xE0105000} \
|
|
CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
|
|
CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
|
|
CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
|
|
CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
|
|
CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
|
|
CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
|
|
CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
|
|
CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
|
|
CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
|
|
CONFIG.PCW_TTC1_HIGHADDR {0xE0105fff} \
|
|
CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0} \
|
|
CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \
|
|
CONFIG.PCW_UART0_BASEADDR {0xE0000000} \
|
|
CONFIG.PCW_UART0_BAUD_RATE {115200} \
|
|
CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
|
|
CONFIG.PCW_UART0_HIGHADDR {0xE0000FFF} \
|
|
CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
|
|
CONFIG.PCW_UART0_UART0_IO {MIO 30 .. 31} \
|
|
CONFIG.PCW_UART1_BASEADDR {0xE0001000} \
|
|
CONFIG.PCW_UART1_BAUD_RATE {115200} \
|
|
CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
|
|
CONFIG.PCW_UART1_HIGHADDR {0xE0001FFF} \
|
|
CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
|
|
CONFIG.PCW_UART1_UART1_IO {MIO 32 .. 33} \
|
|
CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
|
|
CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10} \
|
|
CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
|
|
CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
|
|
CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {533.333374} \
|
|
CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
|
|
CONFIG.PCW_UIPARAM_DDR_AL {0} \
|
|
CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
|
|
CONFIG.PCW_UIPARAM_DDR_BL {8} \
|
|
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.16} \
|
|
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.16} \
|
|
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.16} \
|
|
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.16} \
|
|
CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {32 Bit} \
|
|
CONFIG.PCW_UIPARAM_DDR_CL {7} \
|
|
CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {0} \
|
|
CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {80.0515} \
|
|
CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
|
|
CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {0} \
|
|
CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {80.0515} \
|
|
CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
|
|
CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
|
|
CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {80.0515} \
|
|
CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
|
|
CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
|
|
CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {80.0515} \
|
|
CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
|
|
CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
|
|
CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
|
|
CONFIG.PCW_UIPARAM_DDR_CWL {6} \
|
|
CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {0} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {133.8645} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {0} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {119.997} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {121.146} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {90.125} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.159} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.159} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {0.159} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {0.159} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {0} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {111.7605} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {0} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {123.5525} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {120.714} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {100.836} \
|
|
CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
|
|
CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \
|
|
CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
|
|
CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
|
|
CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {533.333333} \
|
|
CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
|
|
CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
|
|
CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41K256M16 RE-15E} \
|
|
CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} \
|
|
CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
|
|
CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
|
|
CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
|
|
CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
|
|
CONFIG.PCW_UIPARAM_DDR_T_FAW {45.0} \
|
|
CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {36.0} \
|
|
CONFIG.PCW_UIPARAM_DDR_T_RC {49.5} \
|
|
CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
|
|
CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
|
|
CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {1} \
|
|
CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
|
|
CONFIG.PCW_USB0_BASEADDR {0xE0102000} \
|
|
CONFIG.PCW_USB0_HIGHADDR {0xE0102fff} \
|
|
CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} \
|
|
CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
|
|
CONFIG.PCW_USB0_RESET_ENABLE {0} \
|
|
CONFIG.PCW_USB1_BASEADDR {0xE0103000} \
|
|
CONFIG.PCW_USB1_HIGHADDR {0xE0103fff} \
|
|
CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
|
|
CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60} \
|
|
CONFIG.PCW_USB1_RESET_ENABLE {0} \
|
|
CONFIG.PCW_USB_RESET_ENABLE {1} \
|
|
CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
|
|
CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
|
|
CONFIG.PCW_USE_AXI_NONSECURE {0} \
|
|
CONFIG.PCW_USE_CORESIGHT {0} \
|
|
CONFIG.PCW_USE_CROSS_TRIGGER {0} \
|
|
CONFIG.PCW_USE_CR_FABRIC {1} \
|
|
CONFIG.PCW_USE_DDR_BYPASS {0} \
|
|
CONFIG.PCW_USE_DEBUG {0} \
|
|
CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {1} \
|
|
CONFIG.PCW_USE_DMA0 {0} \
|
|
CONFIG.PCW_USE_DMA1 {0} \
|
|
CONFIG.PCW_USE_DMA2 {0} \
|
|
CONFIG.PCW_USE_DMA3 {0} \
|
|
CONFIG.PCW_USE_EXPANDED_IOP {0} \
|
|
CONFIG.PCW_USE_EXPANDED_PS_SLCR_REGISTERS {0} \
|
|
CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
|
|
CONFIG.PCW_USE_HIGH_OCM {0} \
|
|
CONFIG.PCW_USE_M_AXI_GP0 {1} \
|
|
CONFIG.PCW_USE_M_AXI_GP1 {0} \
|
|
CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
|
|
CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
|
|
CONFIG.PCW_USE_S_AXI_ACP {0} \
|
|
CONFIG.PCW_USE_S_AXI_GP0 {0} \
|
|
CONFIG.PCW_USE_S_AXI_GP1 {0} \
|
|
CONFIG.PCW_USE_S_AXI_HP0 {1} \
|
|
CONFIG.PCW_USE_S_AXI_HP1 {0} \
|
|
CONFIG.PCW_USE_S_AXI_HP2 {0} \
|
|
CONFIG.PCW_USE_S_AXI_HP3 {0} \
|
|
CONFIG.PCW_USE_TRACE {0} \
|
|
CONFIG.PCW_USE_TRACE_DATA_EDGE_DETECTOR {0} \
|
|
CONFIG.PCW_VALUE_SILVERSION {3} \
|
|
CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
|
|
CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
|
|
CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} \
|
|
CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} \
|
|
] $processing_system7_0
|
|
|
|
# Create instance: util_vector_logic_0, and set properties
|
|
set util_vector_logic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0 ]
|
|
set_property -dict [ list \
|
|
CONFIG.C_OPERATION {not} \
|
|
CONFIG.LOGO_FILE {data/sym_notgate.png} \
|
|
] $util_vector_logic_0
|
|
|
|
# Create instance: xl_IRQconcat_0, and set properties
|
|
set xl_IRQconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xl_IRQconcat_0 ]
|
|
set_property -dict [ list \
|
|
CONFIG.NUM_PORTS {10} \
|
|
] $xl_IRQconcat_0
|
|
|
|
# Create interface connections
|
|
connect_bd_intf_net -intf_net AXIS_TUN_IN_1 [get_bd_intf_ports axis_tun_in] [get_bd_intf_pins Tun_infifo/S_AXIS]
|
|
connect_bd_intf_net -intf_net BICM_dma_M_AXIS_MM2S [get_bd_intf_ports AXIS_BICM_in] [get_bd_intf_pins BICM_dma/M_AXIS_MM2S]
|
|
connect_bd_intf_net -intf_net BICM_dma_M_AXI_MM2S [get_bd_intf_pins BICM_dma/M_AXI_MM2S] [get_bd_intf_pins CPU_slv_connect/S01_AXI]
|
|
connect_bd_intf_net -intf_net BICM_dma_M_AXI_S2MM [get_bd_intf_pins BICM_dma/M_AXI_S2MM] [get_bd_intf_pins CPU_slv_connect/S02_AXI]
|
|
connect_bd_intf_net -intf_net BICM_infifo1_M_AXIS [get_bd_intf_ports AXIS_IFFT_in] [get_bd_intf_pins ifft_infifo/M_AXIS]
|
|
connect_bd_intf_net -intf_net BICM_outfifo1_M_AXIS [get_bd_intf_pins LDM_TI_dma/S_AXIS_S2MM] [get_bd_intf_pins LDM_TI_outfifo/M_AXIS]
|
|
connect_bd_intf_net -intf_net BICM_outfifo_M_AXIS [get_bd_intf_pins BICM_dma/S_AXIS_S2MM] [get_bd_intf_pins BICM_outfifo/M_AXIS]
|
|
connect_bd_intf_net -intf_net CPU_mst_connect_M01_AXI [get_bd_intf_pins CPU_mst_connect/M01_AXI] [get_bd_intf_pins axi_gpio_0/S_AXI]
|
|
connect_bd_intf_net -intf_net CPU_mst_connect_M02_AXI [get_bd_intf_pins CPU_mst_connect/M02_AXI] [get_bd_intf_pins Mod_ctrl/S_AXI]
|
|
connect_bd_intf_net -intf_net CPU_mst_connect_M04_AXI [get_bd_intf_pins CPU_mst_connect/M04_AXI] [get_bd_intf_pins Tun_dma/S_AXI_LITE]
|
|
connect_bd_intf_net -intf_net CPU_mst_connect_M05_AXI [get_bd_intf_pins CPU_mst_connect/M05_AXI] [get_bd_intf_pins LDM_TI_dma/S_AXI_LITE]
|
|
connect_bd_intf_net -intf_net CPU_mst_connect_M06_AXI [get_bd_intf_pins CPU_mst_connect/M06_AXI] [get_bd_intf_pins axi_uartlite_gps/S_AXI]
|
|
connect_bd_intf_net -intf_net CPU_slv_connect_M00_AXI [get_bd_intf_pins CPU_slv_connect/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
|
|
connect_bd_intf_net -intf_net IFFT_dma_M_AXIS_MM2S [get_bd_intf_pins IFFT_dma/M_AXIS_MM2S] [get_bd_intf_pins ifft_infifo/S_AXIS]
|
|
connect_bd_intf_net -intf_net IFFT_dma_M_AXI_MM2S [get_bd_intf_pins CPU_slv_connect/S00_AXI] [get_bd_intf_pins IFFT_dma/M_AXI_MM2S]
|
|
connect_bd_intf_net -intf_net IFFT_dma_M_AXI_S2MM [get_bd_intf_pins CPU_slv_connect/S03_AXI] [get_bd_intf_pins IFFT_dma/M_AXI_S2MM]
|
|
connect_bd_intf_net -intf_net LDM_TI_dma_M_AXIS_MM2S [get_bd_intf_pins LDM_TI_dma/M_AXIS_MM2S] [get_bd_intf_pins LDM_TI_infifo/S_AXIS]
|
|
connect_bd_intf_net -intf_net LDM_TI_dma_M_AXI_MM2S [get_bd_intf_pins CPU_slv_connect/S06_AXI] [get_bd_intf_pins LDM_TI_dma/M_AXI_MM2S]
|
|
connect_bd_intf_net -intf_net LDM_TI_dma_M_AXI_S2MM [get_bd_intf_pins CPU_slv_connect/S07_AXI] [get_bd_intf_pins LDM_TI_dma/M_AXI_S2MM]
|
|
connect_bd_intf_net -intf_net LDM_TI_infifo_M_AXIS [get_bd_intf_ports AXIS_LDM_TI_in] [get_bd_intf_pins LDM_TI_infifo/M_AXIS]
|
|
connect_bd_intf_net -intf_net Mod_ctrl_BRAM_PORTA [get_bd_intf_ports mod_ctrl] [get_bd_intf_pins Mod_ctrl/BRAM_PORTA]
|
|
connect_bd_intf_net -intf_net S_AXIS_0_1 [get_bd_intf_ports AXIS_BICM_out] [get_bd_intf_pins BICM_outfifo/S_AXIS]
|
|
connect_bd_intf_net -intf_net S_AXIS_0_2 [get_bd_intf_ports AXIS_LDM_TI_out] [get_bd_intf_pins LDM_TI_outfifo/S_AXIS]
|
|
connect_bd_intf_net -intf_net S_AXIS_S2MM_0_1 [get_bd_intf_ports S_AXIS_S2MM_0] [get_bd_intf_pins IFFT_dma/S_AXIS_S2MM]
|
|
connect_bd_intf_net -intf_net S_AXI_HP0_FIFO_CTRL_0_1 [get_bd_intf_ports S_AXI_HP0_FIFO_CTRL_0] [get_bd_intf_pins processing_system7_0/S_AXI_HP0_FIFO_CTRL]
|
|
connect_bd_intf_net -intf_net Tun_dma_M_AXIS_MM2S [get_bd_intf_ports Tun_nouse] [get_bd_intf_pins Tun_dma/M_AXIS_MM2S]
|
|
connect_bd_intf_net -intf_net Tun_dma_M_AXI_MM2S [get_bd_intf_pins CPU_slv_connect/S04_AXI] [get_bd_intf_pins Tun_dma/M_AXI_MM2S]
|
|
connect_bd_intf_net -intf_net Tun_dma_M_AXI_S2MM [get_bd_intf_pins CPU_slv_connect/S05_AXI] [get_bd_intf_pins Tun_dma/M_AXI_S2MM]
|
|
connect_bd_intf_net -intf_net Tun_infifo_M_AXIS [get_bd_intf_pins Tun_dma/S_AXIS_S2MM] [get_bd_intf_pins Tun_infifo/M_AXIS]
|
|
connect_bd_intf_net -intf_net axi_gpio_0_GPIO [get_bd_intf_ports PPS_i] [get_bd_intf_pins axi_gpio_0/GPIO]
|
|
connect_bd_intf_net -intf_net axi_uartlite_0_UART [get_bd_intf_ports GPS_UART] [get_bd_intf_pins axi_uartlite_gps/UART]
|
|
connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
|
|
connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
|
|
connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins CPU_mst_connect/S00_AXI] [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
|
|
connect_bd_intf_net -intf_net smartconnect_0_M00_AXI [get_bd_intf_pins BICM_dma/S_AXI_LITE] [get_bd_intf_pins CPU_mst_connect/M00_AXI]
|
|
connect_bd_intf_net -intf_net smartconnect_0_M03_AXI [get_bd_intf_pins CPU_mst_connect/M03_AXI] [get_bd_intf_pins IFFT_dma/S_AXI_LITE]
|
|
|
|
# Create port connections
|
|
connect_bd_net -net ARESETN_1 [get_bd_pins BICM_dma/axi_resetn] [get_bd_pins BICM_outfifo/m_axis_aresetn] [get_bd_pins CPU_mst_connect/aresetn] [get_bd_pins CPU_slv_connect/aresetn] [get_bd_pins Mod_ctrl/s_axi_aresetn] [get_bd_pins Tun_dma/axi_resetn] [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins axi_uartlite_gps/s_axi_aresetn] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
|
|
connect_bd_net -net BICM_outfifo_axis_data_count [get_bd_ports tun_fifo_datacnt] [get_bd_pins BICM_outfifo/axis_data_count]
|
|
connect_bd_net -net ENET1_GMII_COL_0_1 [get_bd_ports ENET1_GMII_COL_0] [get_bd_pins processing_system7_0/ENET1_GMII_COL]
|
|
connect_bd_net -net ENET1_GMII_CRS_0_1 [get_bd_ports ENET1_GMII_CRS_0] [get_bd_pins processing_system7_0/ENET1_GMII_CRS]
|
|
connect_bd_net -net ENET1_GMII_RXD_0_1 [get_bd_ports ENET1_GMII_RXD_0] [get_bd_pins processing_system7_0/ENET1_GMII_RXD]
|
|
connect_bd_net -net ENET1_GMII_RX_CLK_0_1 [get_bd_ports ENET1_GMII_RX_CLK_0] [get_bd_pins processing_system7_0/ENET1_GMII_RX_CLK]
|
|
connect_bd_net -net ENET1_GMII_RX_DV_0_1 [get_bd_ports ENET1_GMII_RX_DV_0] [get_bd_pins processing_system7_0/ENET1_GMII_RX_DV]
|
|
connect_bd_net -net ENET1_GMII_RX_ER_0_1 [get_bd_ports ENET1_GMII_RX_ER_0] [get_bd_pins processing_system7_0/ENET1_GMII_RX_ER]
|
|
connect_bd_net -net ENET1_GMII_TX_CLK_0_1 [get_bd_ports ENET1_GMII_TX_CLK_0] [get_bd_pins processing_system7_0/ENET1_GMII_TX_CLK]
|
|
connect_bd_net -net ENET1_MDIO_I_0_1 [get_bd_ports ENET1_MDIO_I_0] [get_bd_pins processing_system7_0/ENET1_MDIO_I]
|
|
connect_bd_net -net IFFT_dma_mm2s_introut [get_bd_pins IFFT_dma/mm2s_introut] [get_bd_pins xl_IRQconcat_0/In2]
|
|
connect_bd_net -net IFFT_dma_s2mm_introut [get_bd_pins IFFT_dma/s2mm_introut] [get_bd_pins xl_IRQconcat_0/In3]
|
|
connect_bd_net -net IFFT_rstn_1 [get_bd_ports IFFT_rstn] [get_bd_pins proc_sys_reset_ifft/aux_reset_in]
|
|
connect_bd_net -net LDM_TI_dma_mm2s_introut [get_bd_pins LDM_TI_dma/mm2s_introut] [get_bd_pins xl_IRQconcat_0/In6]
|
|
connect_bd_net -net LDM_TI_dma_s2mm_introut [get_bd_pins LDM_TI_dma/s2mm_introut] [get_bd_pins xl_IRQconcat_0/In7]
|
|
connect_bd_net -net Tun_dma_mm2s_introut [get_bd_pins Tun_dma/mm2s_introut] [get_bd_pins xl_IRQconcat_0/In4]
|
|
connect_bd_net -net Tun_dma_s2mm_introut [get_bd_pins Tun_dma/s2mm_introut] [get_bd_pins xl_IRQconcat_0/In5]
|
|
connect_bd_net -net axi_gpio_0_ip2intc_irpt [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins xl_IRQconcat_0/In9]
|
|
connect_bd_net -net axi_uartlite_0_interrupt [get_bd_pins axi_uartlite_gps/interrupt] [get_bd_pins xl_IRQconcat_0/In8]
|
|
connect_bd_net -net clk_wiz_0_clk_out1 [get_bd_ports gtxclk_out] [get_bd_pins clk_wiz_0/clk_out1]
|
|
connect_bd_net -net const_1b3_dout [get_bd_pins const_1b3/dout] [get_bd_pins proc_sys_reset_0/dcm_locked] [get_bd_pins proc_sys_reset_ifft/dcm_locked]
|
|
connect_bd_net -net ext_reset_in_0_1 [get_bd_ports ext_reset_in] [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins proc_sys_reset_ifft/ext_reset_in]
|
|
connect_bd_net -net fft_dma_mm2s_introut [get_bd_pins BICM_dma/mm2s_introut] [get_bd_pins xl_IRQconcat_0/In0]
|
|
connect_bd_net -net fft_dma_s2mm_introut [get_bd_pins BICM_dma/s2mm_introut] [get_bd_pins xl_IRQconcat_0/In1]
|
|
connect_bd_net -net ifft_aclk_1 [get_bd_ports IFFT_aclk] [get_bd_pins ifft_infifo/m_axis_aclk] [get_bd_pins proc_sys_reset_ifft/slowest_sync_clk]
|
|
connect_bd_net -net m_axis_aclk_0_1 [get_bd_ports BICM_aclk] [get_bd_pins BICM_outfifo/s_axis_aclk]
|
|
connect_bd_net -net m_axis_aclk_0_2 [get_bd_ports LDM_TI_aclk] [get_bd_pins LDM_TI_infifo/m_axis_aclk] [get_bd_pins LDM_TI_outfifo/s_axis_aclk]
|
|
connect_bd_net -net m_axis_aresetn_0_1 [get_bd_ports BICM_rstn] [get_bd_pins BICM_outfifo/s_axis_aresetn]
|
|
connect_bd_net -net mb_debug_sys_rst_0_1 [get_bd_ports mb_debug_sys_rst] [get_bd_pins proc_sys_reset_0/mb_debug_sys_rst] [get_bd_pins proc_sys_reset_ifft/mb_debug_sys_rst]
|
|
connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins IFFT_dma/axi_resetn] [get_bd_pins LDM_TI_dma/axi_resetn] [get_bd_pins LDM_TI_infifo/s_axis_aresetn] [get_bd_pins LDM_TI_outfifo/m_axis_aresetn] [get_bd_pins Tun_infifo/s_axis_aresetn] [get_bd_pins ifft_infifo/s_axis_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
|
|
connect_bd_net -net proc_sys_reset_1_peripheral_aresetn [get_bd_pins ifft_infifo/m_axis_aresetn] [get_bd_pins proc_sys_reset_ifft/peripheral_aresetn]
|
|
connect_bd_net -net processing_system7_0_ENET1_GMII_TXD [get_bd_ports ENET1_GMII_TXD_0] [get_bd_pins processing_system7_0/ENET1_GMII_TXD]
|
|
connect_bd_net -net processing_system7_0_ENET1_GMII_TX_EN [get_bd_ports ENET1_GMII_TX_EN_0] [get_bd_pins processing_system7_0/ENET1_GMII_TX_EN]
|
|
connect_bd_net -net processing_system7_0_ENET1_GMII_TX_ER [get_bd_ports ENET1_GMII_TX_ER_0] [get_bd_pins processing_system7_0/ENET1_GMII_TX_ER]
|
|
connect_bd_net -net processing_system7_0_ENET1_MDIO_MDC [get_bd_ports ENET1_MDIO_MDC_0] [get_bd_pins processing_system7_0/ENET1_MDIO_MDC]
|
|
connect_bd_net -net processing_system7_0_ENET1_MDIO_O [get_bd_ports ENET1_MDIO_O_0] [get_bd_pins processing_system7_0/ENET1_MDIO_O]
|
|
connect_bd_net -net processing_system7_0_ENET1_MDIO_T [get_bd_ports ENET1_MDIO_T_0] [get_bd_pins processing_system7_0/ENET1_MDIO_T]
|
|
connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_ports FCLK_CLK0_0] [get_bd_pins BICM_dma/m_axi_mm2s_aclk] [get_bd_pins BICM_dma/m_axi_s2mm_aclk] [get_bd_pins BICM_dma/s_axi_lite_aclk] [get_bd_pins BICM_outfifo/m_axis_aclk] [get_bd_pins CPU_mst_connect/aclk] [get_bd_pins CPU_slv_connect/aclk] [get_bd_pins IFFT_dma/m_axi_mm2s_aclk] [get_bd_pins IFFT_dma/m_axi_s2mm_aclk] [get_bd_pins IFFT_dma/s_axi_lite_aclk] [get_bd_pins LDM_TI_dma/m_axi_mm2s_aclk] [get_bd_pins LDM_TI_dma/m_axi_s2mm_aclk] [get_bd_pins LDM_TI_dma/s_axi_lite_aclk] [get_bd_pins LDM_TI_infifo/s_axis_aclk] [get_bd_pins LDM_TI_outfifo/m_axis_aclk] [get_bd_pins Mod_ctrl/s_axi_aclk] [get_bd_pins Tun_dma/m_axi_mm2s_aclk] [get_bd_pins Tun_dma/m_axi_s2mm_aclk] [get_bd_pins Tun_dma/s_axi_lite_aclk] [get_bd_pins Tun_infifo/s_axis_aclk] [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins axi_uartlite_gps/s_axi_aclk] [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins ifft_infifo/s_axis_aclk] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
|
|
connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_ports FCLK_RESET0_N] [get_bd_pins proc_sys_reset_0/aux_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins util_vector_logic_0/Op1]
|
|
connect_bd_net -net s_axis_aresetn_0_2 [get_bd_ports LDM_TI_rstn] [get_bd_pins LDM_TI_infifo/m_axis_aresetn] [get_bd_pins LDM_TI_outfifo/s_axis_aresetn]
|
|
connect_bd_net -net util_vector_logic_0_Res [get_bd_pins clk_wiz_0/reset] [get_bd_pins util_vector_logic_0/Res]
|
|
connect_bd_net -net xlconcat_0_dout [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins xl_IRQconcat_0/dout]
|
|
|
|
# Create address segments
|
|
create_bd_addr_seg -range 0x40000000 -offset 0x00000000 [get_bd_addr_spaces BICM_dma/Data_MM2S] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] SEG_processing_system7_0_HP0_DDR_LOWOCM
|
|
create_bd_addr_seg -range 0x40000000 -offset 0x00000000 [get_bd_addr_spaces BICM_dma/Data_S2MM] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] SEG_processing_system7_0_HP0_DDR_LOWOCM
|
|
create_bd_addr_seg -range 0x40000000 -offset 0x00000000 [get_bd_addr_spaces IFFT_dma/Data_MM2S] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] SEG_processing_system7_0_HP0_DDR_LOWOCM
|
|
create_bd_addr_seg -range 0x40000000 -offset 0x00000000 [get_bd_addr_spaces IFFT_dma/Data_S2MM] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] SEG_processing_system7_0_HP0_DDR_LOWOCM
|
|
create_bd_addr_seg -range 0x40000000 -offset 0x00000000 [get_bd_addr_spaces LDM_TI_dma/Data_MM2S] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] SEG_processing_system7_0_HP0_DDR_LOWOCM
|
|
create_bd_addr_seg -range 0x40000000 -offset 0x00000000 [get_bd_addr_spaces LDM_TI_dma/Data_S2MM] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] SEG_processing_system7_0_HP0_DDR_LOWOCM
|
|
create_bd_addr_seg -range 0x40000000 -offset 0x00000000 [get_bd_addr_spaces Tun_dma/Data_MM2S] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] SEG_processing_system7_0_HP0_DDR_LOWOCM
|
|
create_bd_addr_seg -range 0x40000000 -offset 0x00000000 [get_bd_addr_spaces Tun_dma/Data_S2MM] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] SEG_processing_system7_0_HP0_DDR_LOWOCM
|
|
create_bd_addr_seg -range 0x00010000 -offset 0x40420000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs IFFT_dma/S_AXI_LITE/Reg] SEG_IFFT_dma_Reg
|
|
create_bd_addr_seg -range 0x00010000 -offset 0x40430000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs LDM_TI_dma/S_AXI_LITE/Reg] SEG_LDM_TI_dma_Reg
|
|
create_bd_addr_seg -range 0x00002000 -offset 0x42000000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs Mod_ctrl/S_AXI/Mem0] SEG_Mod_ctrl_Mem0
|
|
create_bd_addr_seg -range 0x00010000 -offset 0x40400000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs Tun_dma/S_AXI_LITE/Reg] SEG_Tun_dma_Reg
|
|
create_bd_addr_seg -range 0x00010000 -offset 0x41200000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] SEG_axi_gpio_0_Reg
|
|
create_bd_addr_seg -range 0x00010000 -offset 0x42C00000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_uartlite_gps/S_AXI/Reg] SEG_axi_uartlite_gps_Reg
|
|
create_bd_addr_seg -range 0x00010000 -offset 0x40410000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs BICM_dma/S_AXI_LITE/Reg] SEG_fft_dma_Reg
|
|
|
|
|
|
# Restore current instance
|
|
current_bd_instance $oldCurInst
|
|
|
|
save_bd_design
|
|
}
|
|
# End of create_root_design()
|
|
|
|
|
|
##################################################################
|
|
# MAIN FLOW
|
|
##################################################################
|
|
|
|
create_root_design ""
|
|
|
|
|