sync: SHANGHAI-U9 2026-08-19 skills_env 模板补回漂移的 12 个键(LangGraph flow 根 / SDK_ROOT / SMOD+VM 段,凭据一律占位符)
This commit is contained in:
@@ -26,7 +26,7 @@ FPGA 做 8VSB 调制 / DPD / AGC / TS 前处理,imx6 跑 `atsc_app`(配置 A
|
|||||||
|
|
||||||
| 项 | 值 |
|
| 项 | 值 |
|
||||||
|---|---|
|
|---|---|
|
||||||
| 激励器 Vivado 工程 | `E:\Xilinx_design\smod\SMOD_ATSC\my_exciter\my_exciter.xpr`(top = `smod_top`,也是 **git 仓库根**) |
|
| 激励器 Vivado 工程 | `E:\Xilinx_design\smod\SMOD_ATSC\my_exciter\my_exciter.xpr`(top = `smod_top`,也是 **git 仓库根**;脚本取 `~\skills_env.md` 的 `SMOD_REPO_ROOT`) |
|
||||||
| 打底 golden 工程 | `E:\Xilinx_design\smod\SMOD_ATSC\RU_golden\RU_golden.xpr`(top = `RU_golden_top`) |
|
| 打底 golden 工程 | `E:\Xilinx_design\smod\SMOD_ATSC\RU_golden\RU_golden.xpr`(top = `RU_golden_top`) |
|
||||||
| FPGA / Flash | `xc7a200tfbg676-2` / Winbond **w25q128bv**(128 Mbit = 16 MB,SPIx1) |
|
| FPGA / Flash | `xc7a200tfbg676-2` / Winbond **w25q128bv**(128 Mbit = 16 MB,SPIx1) |
|
||||||
| Vivado | 见 `~\skills_env.md` 的 `VIVADO_ROOT`(其下 `bin\vivado.bat`)——路径因机器而异,不要写死盘符 |
|
| Vivado | 见 `~\skills_env.md` 的 `VIVADO_ROOT`(其下 `bin\vivado.bat`)——路径因机器而异,不要写死盘符 |
|
||||||
|
|||||||
@@ -24,11 +24,22 @@ CONDA_ROOT = C:\ProgramData\miniconda3
|
|||||||
CONDA_LANGGRAPH_PYTHON = C:\Users\<user>\.conda\envs\langgraph\python.exe
|
CONDA_LANGGRAPH_PYTHON = C:\Users\<user>\.conda\envs\langgraph\python.exe
|
||||||
```
|
```
|
||||||
|
|
||||||
|
## LangGraph 工作流仓库(各 flow skill 的 driver 从这里取项目根)
|
||||||
|
|
||||||
|
```
|
||||||
|
LANGGRAPH_DESIGN_ROOT = <LangGraph 工程总目录,如 E:\LangGraph_Design>
|
||||||
|
SIM_RTL_FLOW_ROOT = {LANGGRAPH_DESIGN_ROOT}\sim-rtl-flow
|
||||||
|
ZYNQ_IMX6_FLOW_ROOT = {LANGGRAPH_DESIGN_ROOT}\zynq-imx6-flow
|
||||||
|
FPGA_IMX6_FLOW_ROOT = {LANGGRAPH_DESIGN_ROOT}\FPGA-imx6-flow
|
||||||
|
FPGA_GOLDENREF_ROOT = {LANGGRAPH_DESIGN_ROOT}pga-goldenref-flow
|
||||||
|
```
|
||||||
|
|
||||||
## EDA / 硬件工具
|
## EDA / 硬件工具
|
||||||
|
|
||||||
```
|
```
|
||||||
VIVADO_ROOT = <Vivado 安装根目录,如 C:\Xilinx\Vivado\2018.1 —— 必须实测,不同机器盘符不同>
|
VIVADO_ROOT = <Vivado 安装根目录,如 C:\Xilinx\Vivado\2018.1 —— 必须实测,不同机器盘符不同>
|
||||||
VIVADO_PATH = <上一行 + \bin\vivado.bat>
|
VIVADO_PATH = <上一行 + \bin\vivado.bat>
|
||||||
|
SDK_ROOT = <Xilinx SDK 安装根,如 D:\Xilinx\SDK8.1;含 binootgen.bat / bin\program_flash.bat>
|
||||||
KICAD_PYTHONPATH = C:\Program Files\KiCad\10.0\bin\Lib\site-packages
|
KICAD_PYTHONPATH = C:\Program Files\KiCad\10.0\bin\Lib\site-packages
|
||||||
MATLAB_ROOT = <MATLAB 安装根目录,如 D:\MATLAB\R2025b>
|
MATLAB_ROOT = <MATLAB 安装根目录,如 D:\MATLAB\R2025b>
|
||||||
MATLAB_AGENTIC_ROOT = C:\Users\<user>\.matlab\agentic-toolkits
|
MATLAB_AGENTIC_ROOT = C:\Users\<user>\.matlab\agentic-toolkits
|
||||||
@@ -42,6 +53,19 @@ N9320B_HOST = 192.168.1.147 # Keysight N9320B 频谱仪
|
|||||||
SMOD_BOARD_IP = 192.168.1.143 # SMOD 板(ATSC 激励器远程升级)
|
SMOD_BOARD_IP = 192.168.1.143 # SMOD 板(ATSC 激励器远程升级)
|
||||||
```
|
```
|
||||||
|
|
||||||
|
## SMOD imx6 设备与交叉编译 VM(smod_atsc_dev / fpga_update 使用)
|
||||||
|
|
||||||
|
```
|
||||||
|
SMOD_REPO_ROOT = <ATSC 激励器 Vivado 工程根,同时是 git 仓库根>
|
||||||
|
SMOD_SSH_USER = root # imx6 SSH/网页登录名(老 dropbear)
|
||||||
|
SMOD_SSH_PASS = <填写>
|
||||||
|
SMOD_WEB_USER = <网页 Remote Update 账号,与 SSH 不同>
|
||||||
|
SMOD_WEB_PASS = <填写>
|
||||||
|
CROSS_VM_HOST = <交叉编译 VM 的 IP —— 随 VMware 网段变化,必须实测>
|
||||||
|
CROSS_VM_USER = <填写>
|
||||||
|
CROSS_VM_PASS = <填写>
|
||||||
|
```
|
||||||
|
|
||||||
## MCP 注册配置(真源:MCP_DESIGN_ROOT\mcp_list.md)
|
## MCP 注册配置(真源:MCP_DESIGN_ROOT\mcp_list.md)
|
||||||
|
|
||||||
```
|
```
|
||||||
|
|||||||
Reference in New Issue
Block a user