skills-win

T

Myfro9andClaude Opus 5 d71b626ae4 kicad-flow: n10 补入全局规则 G-0037（分立器件归入子电路，布局对齐 datasheet/参考设计）

Co-Authored-By: Claude Opus 5 (1M context) <noreply@anthropic.com>

2026-09-19 19:29:16 +08:00

.system/plugin-creator

更新了部分skill

2026-06-22 16:40:24 +08:00

altium-kicad

sync: HP_BOWEI 2026-09-09

2026-09-09 09:51:06 +08:00

bmem

Make bmem Gitea sync failures trigger immediate server repair and acceptance

2026-09-15 18:24:08 +08:00

dpd-mig-flow

sync: BOWEI 2026-08-29 新增 dpd-mig-flow / sim-rtl-flow 两个 skill，去硬编码

2026-09-07 16:17:45 +08:00

fft-analyse

Portabilize hardcoded C:\Users\bowei paths across skill docs

2026-07-20 20:35:43 +08:00

fpga_flash

sync: WIN-BOWEI 2026-08-10 fpga_flash 增 Zynq BOOT.bin/QSPI 脚本，rtl-ip-replace 与 sim-rtl-flow 更新

2026-08-19 12:50:44 +08:00

fpga_update

sync: Shanghai-U9 2026-09-03 硬编码审计清掉 0819/0826 挂了两轮的文档类遗留

2026-09-03 02:52:05 +08:00

fpga-goldenref-flow

sync: BOWEI 2026-08-29 新增 dpd-mig-flow / sim-rtl-flow 两个 skill，去硬编码

2026-09-07 16:17:45 +08:00

fpga-imx6-flow

sync: WIN11-BOWEI 2026-09-02 新增 bmem 记忆 skill；imx6-flow/plan-review 文档与脚本更新

2026-09-02 14:53:28 -05:00

kicad-flow

kicad-flow: n10 补入全局规则 G-0037（分立器件归入子电路，布局对齐 datasheet/参考设计）

2026-09-19 19:29:16 +08:00

langgraph-plan-review

sync: HP_BOWEI 2026-09-09

2026-09-09 09:51:06 +08:00

langgraph-vivado-install

Portabilize hardcoded C:\Users\bowei paths across skill docs

2026-07-20 20:35:43 +08:00

petalinux-emmc

petalinux-emmc: gate SDK Linux driver integration

2026-09-16 03:23:40 +08:00

petalinux-pl

Add shared PetaLinux PL bit and PS app deployment skills

2026-09-16 03:00:50 +08:00

petalinux-ps

Add shared PetaLinux PL bit and PS app deployment skills

2026-09-16 03:00:50 +08:00

petalinux-qspi

stabilize hjx9009 qspi cache profile

2026-09-15 03:23:25 +08:00

rtl-ip-replace

sync: WIN-BOWEI 2026-08-10 fpga_flash 增 Zynq BOOT.bin/QSPI 脚本，rtl-ip-replace 与 sim-rtl-flow 更新

2026-08-19 12:50:44 +08:00

sim-rtl-flow

sync: BOWEI 2026-08-29 新增 dpd-mig-flow / sim-rtl-flow 两个 skill，去硬编码

2026-09-07 16:17:45 +08:00

simulink_rtl_dev

sync: SHANGHAI-U9 2026-07-27 三个 Simulink→RTL skill 转系统级 + 新增 simulink-rtl-redev

2026-07-27 10:39:53 +08:00

simulink-rtl-redev

sync: SHANGHAI-U9 2026-07-27 三个 Simulink→RTL skill 转系统级 + 新增 simulink-rtl-redev

2026-07-27 10:39:53 +08:00

smod_atsc_dev

sync: Shanghai-U9 2026-09-03 硬编码审计清掉 0819/0826 挂了两轮的文档类遗留

2026-09-03 02:52:05 +08:00

tools-sync

Make bmem Gitea sync failures trigger immediate server repair and acceptance

2026-09-15 18:24:08 +08:00

vivado-prj-create

vivado: resolve install path from ~/skills_env.md instead of hardcoding D:\Xilinx

2026-07-20 07:48:04 -05:00

vivado-sim

sync: HP_BOWEI 2026-07-27 vivado-sim 去掉写死的 Vivado 盘符路径

2026-07-27 13:56:51 +08:00

zynq-imx6-flow

zynq-imx6-flow: analyze 阶段增加频谱仪取证要求

2026-09-02 14:54:09 -05:00

.gitattributes

Initial commit

2026-05-09 01:12:34 -05:00

.gitignore

sync: WIN10-I9-64G 2026-09-19

2026-09-19 19:26:02 +08:00